<< % -&HgkJGx G>F >F ??TopRoute2Route3Route4Route5Route6Route7Route8 Route9 Route10 Route11 Route12 Route13Route14Route15BottomPadsViasUnroutedDimensiontPlacebPlacetOriginsbOriginstNamesbNamestValuesbValuestStopbStop tCream bCream!"tFinish"!bFinish#$tGlue$#bGlue%&tTest&%bTest'( tKeepout(' bKeepout)* tRestrict*) bRestrict++ vRestrict,,Drills--Holes..Milling//Measures00Document11Reference34tDocu43bDocu[[Nets\\Busses]]Pins^^Symbols__Names``Values@<$!frames5pinhead r1X02*d11ΙpG(>NAME"121"21"2"22d"ȜȜ2"1Ȝ"Ȝ2d"2dd&3xP *12"1"1jJ1"jJ18c"8c8c2"8c2jJd"jJdd"d2&3'; 1Ȝ >VALUER*r1X03*Ȝ1*212hpG(>NAME"11"1d"dd2"d2d"d21"211"11"112"12d"d2d"2dd2",k,k2"1,k",k2d"dd&3 &3ܒ *8c3"1jJ1"jJ1|1"|1Ԕ"ԔԔ2"Ԕ2|d"|djJd"jJd12&3LY$m 1,k >VALUEI<rHkPFrSO20L+ ; '1+^R; '2+; '3+; '4+2; '5+; '6+jJ; '7+|; '8+|t '13+jJt '14+t '15+2t '16+t '17+t '18+^Rt '19+ t '20"ڑڑ1|C<(>VALUE1u(>NAME"&n} {"ڑy"ڑx"}&n z"&n&n"}"}" | |"1d|&0i*&n&3/*0i&rH0iJ\&n&3rH/J\0i&z0i&n&3z/0i&0i&n&3/0i&3F/0i&F0i&n&0i"&n&3/"0i&~@0iVT&n&3~@/VT0i&r0i&n&3r/0i&3Ж*\&ڑ*Ж&rHڑJ\Ж&3rHЖJ\\&zڑЖ&3zЖ\&ڑЖ&3Ж\&FڑЖ&3FЖ\&ڑ"Ж&3Ж"\&~@ڑVTЖ&3~@ЖVT\&rڑЖ&3rЖ\+; '9+>; '10+t '12+>t '11&ڑЖ&Rڑ*Ж&3Ж\&3RЖ*\&0i&n&R0i*&n&3/0i&3R/*0isupply1rcl BycrC12061d, >NAME1d >VALUE"'ff&`f&"'`f"'fff&"'`f&`+P@(#1+6@(#2&3+!&3-%zB=!"3N%"3NB%B&#1_Ks|rE2,5-71w`O(>NAME1w(>VALUE*1A-*dA+%""җҗ"3<"3<>>>>>>>>> >>>>>>>> >>> > > ""ʓ|"ʓ"X"DX"DlD"Dl"ʓ"ʓ"  *" * >"  "x?&j+&j"dI:`x?&j"dI$dI:`"+dI$"+&j t" +" ʓ"D[2b2b"2b^")PSD[2b"^ "@"@,"&j"&j""":", ":)PS" s" sʓ|"ʓ"*"*ʓ>"ʓ"1l,"1l:":6\n5"0,t;"X}}"4^X}"}ʓt"6\n54^"X"D$X"DtD$"ʓ"X}Dt"  "  |"  "x?+"dIx?"dIldI"+dIl"+ " +"D["T",T"D[)n" ,"ʓt; t;"'XPX"PX,aX",aX6\"t;0'X"3pA pA" pA8YD"NL23pA"8YDt;0"PDt;"t;ʓt;"PXPD" ," "("1(",11", " t;,1"0" f"nDh"nDf"hh$"h$̌"2l"̌NL2"@RdI.h"dI.hBT.h"BT.hH>"H>"!"@@R"!nD|F\sMR+>>>" TM k" hC TM" k u"dI|9+|9"qdI|9"qq"x?HUq"HUx?HU"HU"" $c"+|9 hC"x3x"u$cx"3xNL" $cu$cT\MR->> > "TMk"ʓhCTM"kʓu"4_|9 s|9"-4_|9"--"q--" -q-"8cD -"8cD8c "8c 4Ԋ"4ԊԊ" s|9ʓhC"$c3"3NL "Ԋ$cF\ML->> > "^"ʓ"^ʓJ"4_› s›"HU֑4_›"HUzHU֑"4_HUz"4_F"F̖" s›ʓ"̖NL\ML+>>>"  ^"  " ^ J"+›dI›"dI›qt"qtqbL"qbL-ޏ"-ޏޏ"ޏ3" +›"3NLvB@?\#VCC>> >>>>> >>>>> > " 838"8Y s 8"38NLV"t;|8Y s"0PSt;:"  8PS"x?+"dIxx?"dIdIx"dI+"+ "+  "X"XDx"DxD"D"ʓ"ʓ " sPS"PSdI"ʓ  s"+x?"x?dI"dIdIFX"dIFX+ v" +"+ v l"6\΢6\HF"X" "{"{X"ʓ" 6\΢"{{"ʓl{"{"PS2b s2b"dIFXPS2b" s2bʓl"D|9D"D|9"|"%4_ i" i|"DX"6\HF%4_"@WpA s" st;|" i@WpAgPWM_R> >", "tTM ", 0 ")6\tTM  DIR_R> >"o(,( "D[o( " D[ "H<  "H|9H< "H|9 ",( < ") EDIR_L>>",0 "D[›, "0 : ")D[› 8PWM_L>>"bL,bL "bLHt "HtH "HJ ",bL vB "J) PIN HEADERPIN HEADERTPIC0107BSmall Outline PackageCAPACITOR

chipELECTROLYTIC CAPACITOR

grid 2.54 mm, diameter 7 mmDUAL PWM H-BRIDGE DRIVER2005.03.25 WILLIAM DUBELph defaultEAGLE Design Rules

The default Design Rules have been set to cover a wide range of applications. Your particular design may have different requirements, so please make the necessary adjustments and save your customized design rules under a new name.(1*16)xV4'<????????   ??8c 2 dd^^^^^^^^^^^^^^^^:M%(% default!Ceͫ% signal!Ceͫx % power!Ceͫtu% !Ceͫ.}% !Ceͫ% !Ceͫ0-% !Ceͫ!q% !Ceͫ # h1أ@1 '' ddNQZ# 0@ 1 '' dd# @ 1c  'ddV=# (~@ 1c 'dd# Xs@ 1c 'dd;# @ 1c 'dd| B